|
|
|
|
|
|
|
|
|
|
1 |
|
|
|
|
|
|
|
|
|
|
|
L1 - 课程大网与技术，基本资讯
L1 - Course Overview and Mechanics. Basics of Information |
|
|
|
R1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2 |
|
|
|
L2 - 数位概念，组合逻辑，运用电位之编码
L2 - Digital Abstraction, Combinational Logic, Voltage-Based Encoding |
|
|
|
R2 |
|
|
|
L3 - CMOS技术，功率与效能相关问题之讨论
L3 - CMOS Technology; Power and Performance Issues |
|
|
|
R3 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
3 |
|
|
|
L4 - 逻辑闸设计，时序
L4 - Design of Logic Gates; Timing |
|
|
|
R4 |
|
|
|
L5 - 组合逻辑型式，电路合成与简化
L5 - Canonical Logic Forms, Synthesis, Simplification
缴交实验作业#1
Lab #1 Due |
|
|
|
R5
小考#1
Quiz #1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
4 |
|
|
|
L6 - 储存元件，状态，有限状态机
L6 - Storage Elements, State, Finite State Machine |
|
|
|
R6 |
|
|
|
L7 - D型暂存器，有限状态机之例子
L7 - D-registers, FSM Example
缴交实验作业#2
Lab #2 Due |
|
|
|
R7 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
5 |
|
|
|
L8 - 同步化，信号稳定性
L8 - Synchronization, Metastability |
|
|
|
R8 |
|
|
|
L9 - 管路技术，总产出及延迟量
L9 - Pipelining; Throughput and Latency
缴交实验作业#3
Lab #3 Due |
|
|
|
R9 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
6 |
|
|
|
L10 - 个案研究：乘法器
L10 - Case Study: Multipliers |
|
|
|
R10 |
|
|
|
L11 - 计算器模型，可程式化计算架构
L11 - Models of Computation, Programmable Architectures |
|
|
|
R11
小考#2
Quiz #2 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
7 |
|
|
|
|
|
|
|
R12 |
|
|
|
L12 - Beta指令集计算架构，程式编译
L12 - Beta Instruction Set Architecture, Compilation
缴交实验作业#4
Lab #4 Due |
|
|
|
R13 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
8 |
|
|
|
L13 - 机械语言，程式设计相关问题之讨论
L13 - Machine Language Programming Issues |
|
|
|
R14 |
|
|
|
L14 - 堆垒与程序
L14 - Stacks and Procedures |
|
|
|
R15 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
9 |
|
|
|
L15 - 建立未使用管路技术之Beta 计算机
L15 - Non-Pipelined Beta Implementation |
|
|
|
R16 |
|
|
|
L16 - 建立Beta 计算机：资料旁路
L16 - Pipelined Beta Implementation, Bypassing |
|
|
|
R17
小考#3
Quiz #3 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
10 |
|
|
|
L17 - 管路技术之相关问题探讨：延迟狭缝，取消处理程序，例外
L17 - Pipeline Issues: Delay Slots, Annulment, Exceptions |
|
|
|
R18 |
|
|
|
L18 - 多层记忆体；区域性，效能，快取记忆体
L18 - Multilevel Memories; Locality, Performance, Caches
缴交实验作业#5
Lab #5 Due |
|
|
|
R19 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
11 |
|
|
|
L19 - 个案研究：设计快取记忆体
L19 - Case Study: Cache Design |
|
|
|
R20 |
|
|
|
L20 - 通讯之相关问题讨论：汇流排，网络，协定
L20 - Communication Issues: Busses, Networks, Protocols |
|
|
|
R21
小考#4
Quiz #4 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
12 |
|
|
|
L21 - 虚拟记忆体：位址对应，资料保护， Contexts? A context is a mapping of virtual to physical locations.
L21 - Virtual Memory: Mapping, Protection, Contexts |
|
|
|
R22 |
|
|
|
L22 - 虚拟机器，作业系统核心程式，监督呼叫，工作排程
L22 - Virtual machines, OS Kernel Code, Supervisor Calls, Scheduling
缴交实验作业#6
Lab #6 Due |
|
|
|
R23 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
13 |
|
|
|
L23 - 通讯程序：发信，同步化，单元性，死结
L23 - Communicating Processes: Semaphores, Synchronization, Atomicity, Deadlock |
|
|
|
R24 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
14 |
|
|
|
L24 - 中断，即时
L24 - Interrupts, Real Time |
|
|
|
R25 |
|
|
|
L25 - 平行处理，共享记忆体，快取记忆体，连贯性与一致性之标准
L25 - Parallel Processing, Shared Memory, Cache Coherence, Consistency Criteria |
|
|
|
R26
小考#5
Quiz #5 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
15 |
|
|
|
26 - 前瞻：未来之计算机架构
L26 - Looking Ahead: Future Computer Architectures |
|
|
|
缴交实验作业#7
Lab #7 Due |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
